Skip to content
Home
About Us
Resources
Profiles Metrics
Authors Directory
Institutions Directory
Top Authors
Top Institutions
Top Sponsors
AI Digest
Contact Us
Menu
Home
About Us
Resources
Profiles Metrics
Authors Directory
Institutions Directory
Top Authors
Top Institutions
Top Sponsors
AI Digest
Contact Us
Home
About Us
Resources
Profiles Metrics
Authors Directory
Institutions Directory
Top Authors
Top Institutions
Top Sponsors
AI Digest
Contact Us
Menu
Home
About Us
Resources
Profiles Metrics
Authors Directory
Institutions Directory
Top Authors
Top Institutions
Top Sponsors
AI Digest
Contact Us
Publication Details
AFRICAN RESEARCH NEXUS
SHINING A SPOTLIGHT ON AFRICAN RESEARCH
computer science
Tiny tera: A packet switch core
IEEE Micro, Volume 17, No. 1, Year 1997
Notification
URL copied to clipboard!
Description
Built with off-the-shelf CMOS technology, this small, 1-Tbps packet switch uses novel scheduling algorithms to efficiently route unicast and multicast traffic.
Authors & Co-Authors
McKeown, Nick
United States, Palo Alto
Stanford University
United Kingdom, Bristol
Hewlett Packard Laboratories, Bristol
United States, Berkeley
University of California, Berkeley
Izzard, Martin
United States, Dallas
Texas Instruments
South Africa, Durban
University of Kwazulu-natal
United Kingdom, Cambridge
University of Cambridge
United Kingdom, Cambridge
Trinity College Cambridge
Mekkittikul, Adisak
United States, Palo Alto
Stanford University
United States, Wichita
Wichita State University
Ellersick, William
United States, Palo Alto
Stanford University
United States, Plano
Ericsson Inc.
United States, Lowell
M/a-com Macom
United States, Troy
Rensselaer Polytechnic Institute
Horowitz, Mark
United States, Palo Alto
Stanford University
United Kingdom
Electrical Engineering Department
United States, Los Altos
Rambus Inc.
Statistics
Citations: 342
Authors: 5
Affiliations: 13
Identifiers
Doi:
10.1109/40.566194
ISSN:
02721732